Toggle navigation
Contact
Search
Upload
Slide #1.
© KLMH Impact of Local Interconnects and a Tree Growing Algorithm for Post-Grid Clock Distribution 1 Lienig Jiayi Xiao
More slides like this
Slide #2.
2 Lienig © KLMH Paper Titles
More slides like this
Slide #3.
© KLMH Impact of Interconnects on Timing in RLS/SDP Blocks Local interconnects are believed to cause major impact on timing, power and routability in VLSI design Interconnects generally affect the timing and power in the following ways Wire delay Cell delay degradation Slope degradation 3 Lienig Delays due to the repeaters
More slides like this
Slide #4.
© KLMH Simulation Environment A 45nm IA processor (Nehalem) 86 RTL-to-layout synthesis (RLS) blocks 133 Semi-manually designed structured data path(SDP) blocks Source: http://www.anandtech.com/show/2658 Focus on the impact of local (intra-block) interconnects No consideration for intra-standard-cell wire delay (Poly and M1) 4 Lienig
More slides like this
Slide #5.
© KLMH Wire Delay The wire delay contributes to 6% and 5%, respectively, in RLS and SDP blocks Figure 1: Wire-delay on the worst internal paths in (a) synthesized and in (b) semi-manually designed datapath blocks 5 Lienig
More slides like this
Slide #6.
© KLMH Cell Delay and Slope Degradation Often known as secondary effects due to interconnects Not secondary anymore in nanometer technology It is 7% (13%) and 5% (9%) in both RLS and SDP blocks Figure 2: Slack improvement percentage due to setting R and C of interconnects to 0 on the worst internal paths in (a) synthesized and in (b) semi-manually designed datapath blocks 6 Lienig
More slides like this
Slide #7.
© KLMH Repeater Count due to Interconnects 43% and 30% repeaters, respectively, in RLS and SDP blocks. Figure 3: Number of repeaters vs. cell count in (a) synthesized and in (b) semi-manually designed datapath blocks 7 Lienig
More slides like this
Slide #8.
© KLMH Overall Interconnect Delay Impact Including Repeater Delays Wires contribute to 33% and 20% of the delay in RLS and SDP blocks Repeaters contribute to 21% and 10%, respectively Figure 4: Repeater delay percentage vs. slack on the worst critical paths in (a) synthesized and in (b) semi-manually designed datapath blocks 8 Lienig
More slides like this
Slide #9.
© KLMH Power In Clock Interconnects and Buffers for RLS Blocks The clock trees including sequentials contribute to 70% of total dynamic power 14% Only 20% of the cell count 16% Clock buffers and nets contribute 16% of the dynamic power Only about 2% of the cell count 40% Figure 5: Distribution of dynamic power in clock trees inside synthesized blocks 9 Lienig
More slides like this
Slide #10.
© KLMH Power In Clock Interconnects and Buffers for SDP Blocks The clock trees including sequentials contribute to 35% of total dynamic power About 10% of the cell count 5% 6% 23% Figure 6: Distribution of dynamic power in clock trees inside SDP blocks 10 Lienig
More slides like this
Slide #11.
© KLMH Impact to Dynamic Power in Combinational Logic for RLS Blocks The combinational logic dissipates about 27% of the dynamic power The repeaters (44% of cell count) constitute 30% of dynamic power 32% 30% 68% 70% 11 Lienig Figure 7: Distribution of dynamic power in combinational logic for synthesized blocks. (a) Distribution into combinational logic cells and interconnect. (b) Distribution of dynamic power in combinational logic cells into that in repeaters and other cells.
More slides like this
Slide #12.
© KLMH Impact to Dynamic Power in Combinational Logic for SDP Blocks The combinational logic dissipates about 65% of the dynamic power The repeaters (27% of cell count) constitute 20% of dynamic power 20% 47% 53% 80% (a) (b) 12 Lienig Figure 8: Distribution of dynamic power in combinational logic for SDP blocks. (a) Distribution into combinational logic cells and interconnect. (b) Distribution of dynamic power in combinational logic cells into that in repeaters and other cells.
More slides like this
Slide #13.
© KLMH Conclusion Local interconnects contribute to more that 1/3 of the delay in RLS blocks and about 1/5 in SDP blocks RLS blocks have 13% more repeater than SDP blocks Some secondary effects are not second order Local interconnects contribute 27% and 35% to the dynamic power in RLS and SDP blocks The percentage is even higher in clock trees 13 Lienig Power dissipation due to clock interconnects and buffers is a big problem
More slides like this
Slide #14.
14 Lienig © KLMH Routing With Constraints for Post-Grid Clock Distribution
More slides like this
Slide #15.
© KLMH Routing With Constraints for Post-Grid Clock Distribution In high-performance microprocessors, clocks are distributed employing hybrid networks, containing global grid followed by buffered gated trees Figure 9: (a) Global clock distribution to layout areas employing spines for grid. (b) Clock distribution from grid wires to sequentials in a block inside layout area 15 Lienig
More slides like this
Slide #16.
© KLMH Routing With Constraints for Post-Grid Clock Distribution Clock routing from global grid to buffered gated local clock tree is known as post-grid clock distribution Traditionally, this routing is carried out manually Often employing the nearest source heuristic and up-sizing strategy Very time-consuming and non-optimal Figure 10: Global clock routing topology, with horizontal grid wires and tracks for routing in both directions. (b) Routing solution. 16 Lienig
More slides like this
Slide #17.
© KLMH Problem Formulation · A routing graph with three type nodes Port-nodes(), Via nodes() and Source-nodes () Constructing a set of trees, so that minimizing , where 17 Lienig
More slides like this
Slide #18.
18 Lienig © KLMH Tree Growing Algorithm
More slides like this
Slide #19.
19 Lienig © KLMH Tree Growing Algorithm, Continued
More slides like this
Slide #20.
20 Lienig © KLMH Tree Growing Algorithm, Continued
More slides like this
Slide #21.
21 Lienig © KLMH Tree Growing Algorithm, Continued
More slides like this
Slide #22.
© KLMH Tree Growing Algorithm, Continued 22 Lienig Figure 12: Comparison between (b) the nearest source heuristic and (c) tree-growing algorithm
More slides like this
Slide #23.
· The time complexity of the algorithm is where are the numbers of port nodes, candidate via nodes and source nodes The delay checking employs elmore delay model, while the skew is calculated by where is the slope of the waveform at the input of the segment 23 Lienig © KLMH Algorithm Complexity and Delay Model
More slides like this
Slide #24.
24 Lienig © KLMH Simulation Results
More slides like this
Slide #25.
© KLMH Conclusion · Massive total wire length reduction 14% wire length improvement compared to the nearest source heuristic Great speed improvement Routing thousands of terminals over area in seconds 25 Lienig
More slides like this
Slide #26.
© KLMH References [1] R. S. Shelar, “Routing With Constraints for Post-Grid Clock Distribution in Microprocessors,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol 29, no. 2, pp.245-249, Feb. 2010. [2] R. S. Shelar and M. Patyra, “Impact of Local Interconnects on Timing and Power in a High Performance Microprocessor,” in Proc. Int. Symp. Physical Design (ISPD), Mar. 2010, pp. 145-152. 26 Lienig [3] R. Kumar and G. Hinton. “A family of 45nm IA processors,” in International Solid-State Circuits Conference, pages 58–59, February 2009.
More slides like this